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Lithography is the key enabling technology in semiconductor manufacturing. The
economic feasibility of all future lithography techniques will depend on the satis-
faction of increasingly stringent error tolerances in Critical Dimension (CD) uni-
formity across the wafer. In this thesis, in-situ measurement and real-time control
techniques are used in lithography to detect wafer warpage, control wafer tem-
perature uniformity and photoresist development uniformity. These are important
factors that can affect the final CD.
Warpage can affect device performance, reliability and CD control in various
microelectronic manufacturing processes. Based on first principle thermal mod-
elling and system identification techniques, an in-situ approach is developed for
detecting wafer warpage and estimating warpage profile from available tempera-
ture measurements of bakeplate. The proposed approach does not require extra
processing steps, as compared to conventional off-line methods.
A programmable multi-zone thermal processing system is used for real-time
steady-state wafer temperature control. By estimating the average air-gap be-
vii
tween wafer and bakeplate in each zone, the wafer temperature can be estimated.
Spatial wafer temperature uniformity at steady-state is achieved through real-time
correction of the bake-plate temperatures. Temperature across the wafer is spa-
tially controlled to its desired value. On average, wafer temperature non-uniformity
of less than 0.10C is obtained at steady-state.
A real-time control strategy is implemented for a deep ultra-violet (DUV) pho-
toresist development process to achieve development end-time uniformity. Using
in-situ resist thickness estimation and Proportional-Integral (PI) control, the re-
sist thickness non-uniformity and development end-time non-uniformity is reduced
by manipulating the development temperature distribution in real-time through
an integrated bake/chill system. A 6 × improvement in the end-time uniformity
across wafer has been achieved.
viii
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Lithography is the key enabler controlling the device scaling, circuit performance
and magnitude of integration for semiconductor manufacturing. This integration
drives the size, weight, cost, reliability and capability of electronic devices. In
semiconductor manufacturing, lithography alone takes up about 40% to 50% of
the total wafer-processing time [1] and represents 30% to 35% of the chip man-
ufacturing cost [2, 3]. There is strong economic incentive for the semiconductor
industry to continue to shrink the devices continuously. With the reduction of
feature size, more features could be placed on a single wafer, thus significantly
reducing wafer fabrication cost [4]. A decrease in feature size will also result in sig-
nificant increase in chip performance, which in turn translates into a higher profit
for the faster device.
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Figure 1.1 shows a typical lithography sequence [5] for a single masking level.
This sequence of operations begins with a priming step to promote adhesion of
the polymer photoresist material to the substrate. A thin layer of photoresist is
spin-coated on the wafer surface. The solvent is evaporated from the photoresist
by a soft-bake process. In the exposure step, the resist-coated substrate is ex-
posed to project the desired patterns from the photomask to the resist film. After
patterning with deep ultraviolet (DUV) radiation, a post-exposure bake (PEB) is
used to promote a reaction that alters the solubility of the resist in the exposed
area. A subsequent chemical development step then removes the exposed/reacted
photoresist material while keeping the non-exposed areas in place (or vice versa
for negative resists). The developed resist is then baked to promote etching sta-
















Figure 1.1. Typical steps in the lithography sequence [5].
The most important variable to control in the lithography sequence is the min-
imum feature size or critical dimension (CD) which perhaps is the single variable
with the most impact on device speed and performance [6, 7]. With total allowed
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wafer CD variation in the range of only a few nanometers, allowing excessive vari-
ation in one particular step would impose an unachievable target for other steps.
Thus each step within the resist processing sequence must achieve stringent per-
formance requirements to minimize variations in the CD distribution.
The International Technology Roadmap for Semiconductors (ITRS) in 2006 [8]
specified a smaller CD every two or three years as shown in Table 1.1. The drive
towards smaller device geometries has placed much tighter control limits on the
various semiconductor manufacturing processes. In addition to tightening process
Year of Production 2006 2008 2011 2014 2016 2018 2020
DRAM 1/2 pitch (Linewidth) (nm) 70 57 40 28 22 18 14
CD control (3 sigma) (nm) 7.4 5.9 4.2 3.0 2.3 1.9 1.5
Table 1.1. Lithography technology requirements
specifications, the industry is also moving towards 300-mm wafer high volume
production. This further escalates the demands on the manufacturing control for
all the fabrication processes, as the control requirements have to be spread over a
larger wafer area. As the feature size approaches sub-100 nm, maintaining adequate
and affordable lithographic process latitude becomes an increasingly challenging
and difficult task.
It is given in ITRS 2006 [8] that process control for CD uniformity represents
a major challenge for lithography. The International Panel on Future Directions
in Control, Dynamics and Systems [9], has also identified that the use of control
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is critical to future progress in semiconductor manufacturing. Modelling plays a
crucial role and control techniques must make use of more in-situ measurements
to control at a variety of temporal and spatial scales.
Run-to-run (R2R) control is currently the dominant strategy used in the man-
ufacturing of integrated circuits due to lack of in-situ measurement. To achieve
demanding CD control tolerances, real-time control has to be employed [6]. Real-
time process control enables real-time adjustment of process parameters for each
wafer during processing based on in-situ sensors monitoring the conditions of the
process chamber and/or the film properties. Real-time process control improves
the process capability [10–14] in terms of stability, reliability, etc.
Real-time control requires in-situ measurement [6, 15]. The shift of metrology
from off-line towards in-situ sensors, provides in-time data for active process con-
trol and the elimination of wafer misprocessing. The value of applying Advanced
Process Control (APC) for both wafer-to-wafer and within wafer control using in-
tegrated metrology and in-situ sensors have been demonstrated in various process
modules [16], e.g., Pre-Metal Dielectric Module, Low-K Deposition Etch Module
and Copper Wiring Module.
The traditional efforts to reduce CD variation in lithography has been robust
design of the equipment and process for repeatable operation. These processes
typically run in open-loop with very little real-time process control utilizing in situ
sensors. In this thesis, in-situ measurement and real-time control is applied to some
aspects of lithography including wafer warpage detection, temperature control and
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photoresist development control.
(A) Wafer Warpage Detection
Wafer warpage is common in microelectronics processing. Wafer warpage can
affect device performance, reliability and linewidth or CD control in various micro-
electronic manufacturing processes. It is one of the root causes leading to process
and product failures. Wafer warpage can also result in a non-uniform temperature
distribution across the wafer in the baking process of lithography. The notice-
able trends of developing integrated circuits nowadays, in particular decreasing
the size of elements and increasing the diameter of the wafers make the problem
of warpage more significant. Early detection of warpage problems will minimize
cost and processing time. The information of wafer warpage is also critical for
precise temperature control, equipment design, process optimization and routine
monitoring.
Conventional approaches are off-line, which require extra setup and additional
steps for wafer warpage detection. Thus an in-situ approach for warpage detection
is highly required for time and cost-efficiency.
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(B) Temperature Control in Lithography
As shown in Figure 1.1, the lithography sequence includes numerous baking
steps such as the soft bake, post-exposure bake and post-develop bake [3]. In some
cases, additional bake steps are employed. Each of these bake steps serve different
roles in transferring latent image into the substrate. Temperature uniformity con-
trol is an important issue in photoresist processing with stringent specifications.
Table 1.2 [17] summarizes the temperature control requirement for each thermal
step. The most important or temperature sensitive step is post-exposure bake
(PEB). The post-exposure bake step is critical to current deep ultra-violet (DUV)
lithography [3]. For such chemically-amplified photoresists, the temperature of the
substrate during this thermal step has to be controlled to a high degree of precision
for CD control.
The effect of temperature on CD has been studied extensively. For every degree
variation in wafer temperature uniformity during the baking process, CD can vary
by as much as 20 nm [18]. A 9% variation in CD per 1◦C variation in temperature
was reported for a DUV resist [19]. A number of recent investigations also showed
the importance of proper baking operation on linewidth or CD control [20–25].
According to the ITRS 2006 [8], the post-exposure bake resist sensitivity to tem-
perature will be more stringent for each new lithography generation as depicted in
Table 1.3. By the year 2013, the post exposure bake resist sensitivity is expected to
be only 1 nm/◦C, making temperature control even more critical. To meet future
temperature requirements for advanced lithography processes, it is important to
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Thermal step Purpose Approximate Precision
Temperature Required
Range
HMDS vapor prime Promote Adhesion 70− 150◦C ±5◦C
bake
ARC bake Cure ARC 90− 180◦C ±1− 2◦C
Soft bake Drive off solvent, densify 90− 140◦C ±1◦C
resist, stabilize thickness
Post-exposure bake i-line resist: smooth standing 90− 180◦C ±0.5− 1◦C
(PEB) waves
PEB DUV resist: deblock exposed 70− 150◦C ±0.12− 0.5◦C
resist
Post-develop bake Improve etch stability 120− 180◦C ±1◦C
Table 1.2. Temperature control requirement for thermal processing steps.
reduce wafer temperature variation of the baking process.
(C) Real-time Photoresist Development Control
Photoresist development has been known as one of the critical processes af-
fecting CD control [26]. The development rate can have an impact on the CD
uniformity within wafer and from wafer-to-wafer. Photoresist over-development
can cause CD loss and under-development can cause CD gain or incomplete devel-
opment [1], which affect optimal lithography resolution.
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Year of First Product Shipment 2007 2009 2011 2013 2015 2017
Technology Node (nm) 65 50 40 32 25 20
Post Exposure Bake(PEB) 1.75 1.5 1.5 1 1 1
Sensitivity (nm/◦C)
Table 1.3. PEB resist sensitivity to temperature for each lithography generation.
The trend towards smaller features requires the use of chemically-amplified
resists for photolithography at shorter wavelengths in the deep UV region (248
nm and below). Processing of these resists is more complex than that of i-line
resists in that there are more chemical reactions to consider, causing the final
CD to be highly dependent on processing conditions [27]. With non-uniformity in
photoresist thickness, exposure energy dosage and photoactive compound (PAC),
the time to reach end-point (the point when all photoresist on a particular site
has been removed) for a development process may vary. This can in turn lead to
non-uniformity in the linewidth. The migration from i-line to DUV lithography
further necessitates the control of these resist-related parameters such as thickness,
PAC and development rate, etc.
Temperature can be used to control those parameters. Photoresist thickness
uniformity control [22, 23] and PAC uniformity control [24] have been realized
by manipulating the soft-bake temperature in real-time. Real-time control for
photoresist development is discussed in this thesis.
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1.2 Contributions
In this thesis, the application of in-situ measurement and real-time control to
meet the challenges of some aspects of advanced lithography is investigated. In
particular, the thesis addresses the following:
(A) In-situ Fault Detection and Profile Estimation of Wafer Warpage
A novel in-situ approach for fault detection and estimation of wafer warpage
profile during the thermal processing steps in lithography is developed. By using
the knowledge that different air-gap between the wafer and bakeplate can cause
different bakeplate temperature drop, the wafer warpage can be estimated from
the bakeplate temperature profile.
The proposed approach is applied to a conventional single-zone thermal pro-
cessing system in Chapter 2. The profile of the warped wafer can also be estimated
by extending the approach to a programmable multi-zone thermal system. Results
are presented in Chapter 3. Based on first principle thermal modelling and sys-
tem identification techniques, the average air gap between wafer and bake-plate at
multiple locations of a multizone bake-plate is estimated from available tempera-
ture measurements and a profile is obtained by joining these points. The proposed
approach also requires no extra processing steps and time, as compared to conven-
tional off-line methods in which the wafer has to be removed from the processing
equipment and placed in the metrology tool.
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(B) Real-time Spatial Control of Steady-state Wafer Temperature
An in-situ method to control the steady-state wafer temperature uniformity
during thermal processing in lithography is demonstrated. A physical model of
the thermal processing system is first developed by considering energy balances on
the system. Next, by monitoring the bake-plate temperature and fitting the data
into the model, the temperature of the wafer can be estimated and controlled in
real-time. This is useful as production wafers usually do not have temperature
sensors embedded on it, the bake-plate temperature profiles are calibrated based
on test wafers with embedded sensors. However as processes are subjected to
process drifts, disturbances and wafer warpages, real-time correction of the bake-
plate temperatures to achieve uniform wafer temperature at steady-state is not
possible in current baking systems. Most correction is done based on run-to-run
control techniques which depends on the sampling frequency of the wafers. The
conventional run-to-run control approach however cannot correct the temperature
variations caused by wafer warpage as the warpage conditions from wafer-to-wafer
could vary. A real-time approach is proposed in this thesis to correct for any varia-
tions in the desired steady-state wafer temperature. On average, wafer temperature
non-uniformity of less than 0.1◦C is obtained at steady-state.
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(C) Real-time Control in Photoresist Development
In this thesis, real-time spatial control of a DUV photoresist development is
investigated. Temperature has been known to have effect on photoresist devel-
opment rate. It has been shown that with the conventional approach where the
development temperature is maintained as constant, the resist film thickness non-
uniformity and the development end-time non-uniformity at different sites across
the wafer is significant. PI controller is then implemented in each of these sites
to control the photoresist development process in real-time by manipulating the
development temperature through an integrated bake/chill system. A spectrome-
try system is used to acquire real-time reflected light signal which is analyzed to
extract the resist film thickness at each site during the development process. By
feeding back the resist thickness information to the PI controller, the controller
then manipulates the power distribution injected to the bakeplate so that devel-
opment temperature can be adjusted to affect the development rate.
Given the strong correlation of CD uniformity with resist development unifor-
mity, reducing development process non-uniformity will improve CD control. With
in-situ resist thickness measurements and real-time control efforts, resist thickness
non-uniformity between different sites has been greatly reduced. A 6 × improve-




This thesis is organized as follows. In Chapter 2, we develop an approach for in-
situ wafer warpage fault detection based on the maximum temperature drop of a
single-zone bakeplate. A thermal processing system with a multi-zone bakeplate is
developed for wafer warpage profile estimation based on the temperature trajecto-
ries of the bakeplate in Chapter 3. An in-situ approach to control the steady-state
wafer temperature uniformity during thermal processing in lithography is proposed
in Chapter 4. Chapter 5 introduces a novel approach to control DUV photoresist
development process by controlling the development temperature. Conclusions and
future work are given in Chapter 6.
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Chapter 2
Detection of Wafer Warpage
using a Single-zone Bakeplate
2.1 Introduction
Warped wafers are commonly found in microelectronics processing. Wafer warpages
of up to 260 µm are observed [28] in silicon thinning and stress relief. Gettering
and dislocation density in silicon wafers also affect wafer warpages; Kishino et
al. [29] reported a warpage range from 40− 120 µm for a change of 1000 cm−3 in
dislocation density. Fukui and Kurita [30] reported that warpage of up to 60 µm
is induced during the processing of InP wafers.
Wafer warpage can affect device performance, reliability, and linewidth or CD
control in various microelectronic manufacturing processes. The drive towards
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smaller device geometries has placed much tighter control limits on the various
semiconductor manufacturing processes. In cases of serious warpage, the wafer
could be discarded, thereby saving cost and time in future processing.
Warped wafers also affect the various baking steps in the lithography sequence
shown in Figure 1.1. Warpage can result in a significant nonuniform wafer temper-
ature distribution across the wafer, which can lead to substantial spatial variation
in CD. For commercially available deep-ultra violet resist, a representative post-
exposure bake latitude for CD variation is about 5 nm/◦C [31]. Temperature uni-
formity control is thus an important issue in photoresist processing with stringent
specifications [17]. For some critical bake processes such as post-exposure bake,
temperature uniformity as stringent as ±0.1◦C is required. Warped wafers also
result in different processing conditions in other processing steps such as Rapid
Thermal Processing [5]. Warpage becomes more problematic for larger wafers and
the maximum allowable warpage for a 300 mm wafer is 100 µm from center to
edge [32].
Warpage is a global effect of interfacial stress and displacement [33]. There are a
few stress factors that account for wafer warpage or bow during its processing [30]:
(1) Stress from mechanical processing of the wafer surface, e.g. chemical me-
chanical polishing or backgrinding, causes it to bend or fracture.
(2) Stress from heating, e.g. rapid thermal processing, causes the wafer to bend.
The mismatch in the coefficient of thermal expansion among different layers on the
14
silicon substrate induces some distortion on the wafer level.
(3) Stress induced during slicing and lapping of wafers.
Monitoring of wafers at different processing stages is essential to increase yield.
Current techniques for measuring wafer warpage mainly include capacitive mea-
surement probe [34], shadow Moire technique [35], and pneumatic-electro-mecha-
nical technique [36].
In [34], a pair of capacitive measuring probes which sample points on the surface
of a rotating wafer was used to obtain the contours of surface. However, this
approach requires long time for wafer inspection, which may not be acceptable
for applications with high requirement on time-efficiency. By using a laser light
source and the shadow Moire technique, an innovative alternative for full-field,
whole-wafer measurement was developed in [35]. This methodology can examine
the whole wafer surface quickly and simultaneously. This methodology also has a
non-destructive nature as the measurement tool doesn’t need direct contact with
the wafer surface. It also does not require wafers to be rotated, thus reducing
the vibration and enhancing the fidelity of measurement. An extended Range
and Ultra-precision Non-contact Dimensional gauge was used for wafer contour
measurement in [36]. The dimension of the wafer is determined by combining the
linear displacement gauge reading with an estimate of the air gap derived from a
reading of the air nozzle backpressure. This approach has the advantage of high
measurement accuracy within 0.5 micron.
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All these techniques mentioned above however are off-line methods which re-
quire extra setup and additional steps for detection of wafer warpage. The wafer
has to be removed from the processing equipment and placed in the metrology tool,
resulting in increased processing steps, time and cost. In this chapter, we propose
an in-situ approach to detect the wafer warpage fault during thermal processing
steps in lithography.
A thermal processing system with a single-zone bakeplate is developed to
demonstrate our approach for wafer warpage fault detection. By using the informa-
tion of the maximum bakeplate temperature drop during the thermal processing,
the average air-gap between wafer and bakeplate is estimated. The deviation of the
air-gap from the proximity pin height can be used as a metric for warpage fault.
This chapter is organized as follows. A brief introduction of the thermal process-
ing in lithography is given in Section 2.2. In Section 2.3, the model required for
wafer warpage fault detection is developed. Experimental results are then given in
Section 2.4 to demonstrate the proposed method. Finally, conclusions are given in
Section 2.5.
2.2 Thermal Processing in Lithography
Thermal processing of semiconductor wafers is commonly performed by placement
of the substrate on a heated bake-plate for a given period of time. The heated bake-
plate is usually of large thermal mass [37] (see Figure 2.1) and is held at a constant
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Figure 2.1. Conventional bake-plate.
temperature by a feedback controller that adjusts the heater power in response to
a temperature sensor embedded in the bake-plate near the surface. The wafers are
usually placed on proximity pins of the order of 100 to 200 µm to create an air-gap
so that the bake-plate will not contaminate the wafers. As wafers can warp up to
100 µm from center to edge, the percentage change in the air-gap between the wafer
and bake-plate can be substantial (see Figure 2.2) resulting in a non-insignificant
variation in the bake-plate temperature.
When a wafer at room temperature is placed on the bake-plate, the temperature
of the bake-plate drops at first but recovers gradually because of closed-loop control,
as shown in Figure 2.3. Figure 2.3 also shows the bake-plate temperature when a






Figure 2.2. Schematic diagram of the baking process. (a) Flat wafer. (b) Warped
wafer.




























Figure 2.3. The bake-plate temperature when a warped and flat wafer is dropped
on the bake-plate. The solid and dashed lines represent the case of a warped and
flat wafer, respectively. The warped wafer has a warpage of 110 µm center-to-edge.
the plate. It is clear that different air-gap sizes will result in different temperature
drops in the bake-plate due to the difference in the air-gap/thermal resistance
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between the substrates and the bake-plate. The bake-plate temperature drop can
provide useful information of the wafer warpage. Since the bakeplate temperature
measurements are readily available, the proposed approach can be implemented
without increasing system complexity and equipment cost.
2.3 Thermal Modeling of a Single-zone System
In this section, we present the model for a single-zone thermal processing system
which can be used to detect wafer warpage. For our purpose, a one-dimensional
analysis will be used to characterize the dynamics of heat transfer for a silicon
wafer at room temperature placed on a bakeplate maintained at a steady-state
temperature.
A schematic of the system under consideration is shown in Figure 2.2 where
2.2(a) shows the baking of a flat wafer and 2.2(b), the baking of a warped wafer.
The system consists of 3 basic sections: the bakeplate, the air-gap and the sil-
icon wafer. We assume that the wafer and bakeplate have the same diameter.
The temperature distribution within each section is assumed at any instant to be
sufficiently uniform such that it can be considered to be a function of time only,
i.e. “lumped” model approach [38]. Heat transfer due to radiation can be safely
neglected at the temperature range of interest since its effect is small compared
to conduction and convection. With these approximations, the energy balance
19












(Tp(t)− Tw(t))− (h (Awt + Aws)) Tw(t) (2.2)
where
Tp : bakeplate temperature above ambient
Tw : wafer temperature above ambient
ρp : density of bakeplate
ρw : density of wafer
ka : thermal conductivity of air
h : natural convection coefficient
cp : specific heat capacity of bakeplate
cw : specific heat capacity of wafer
Vp : volume of bakeplate
Vw : volume of wafer
Aps : surface area of side of bakeplate
Awt : surface area of top of wafer
Aws : surface area of side of wafer
p(t) : heater power
tp : bakeplate thickness
tw : wafer thickness
ta : nominal air-gap thickness
lp : proximity pin height
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Figure 2.2 shows the nominal air-gap for a flat and warped wafer. Notice that
when the wafer is flat, the nominal air-gap, ta, is equal to the height of the proximity
pins, lp. Next we define δwp as an indication of the degree of warpage where
δwp = ta − lp




















thermal capacitance of bakeplate : Cp = ρpVpcp
bakeplate convection loss resistance : rp =
1
hAps
thermal capacitance of wafer : Cw = ρwVwcw
wafer convection loss resistance : rw =
1
h (Awt + Aws)
From Equations (2.3) and (2.4), the relations between the steady-state tempera-












At the beginning of an experiment (t = 0), a wafer at ambient temperature
(Tw(0) = 0) is placed on the bakeplate which is maintained at a particular steady-
state temperature. Notice in Figure 2.3, the bakeplate temperature recovers after
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the baking process i.e. Tp(0) = Tp(∞). To simplify our analysis, the following new
variables are defined.
θp(t) = Tp(t)− Tp(∞)




q(t) = p(t)− p(∞)






























































































Substituting Equation (2.13) into Equation (2.12) gives
Θp(s) =
Ks
































Rewriting Equation (2.14) gives
Θp(s) =
Ks
(s + a)(s + b)(s + c)
θw(0) (2.15)
where a, b, c are the roots of
s3 + d2s
2 + d1s + d0 = 0 (2.16)
Equation (2.15) can be solved to give
θp(t) = Kθw(0)
a(c− b)e−at + b(a− c)e−bt + c(b− a)e−ct
(b− a)(c− b)(a− c)
(2.17)
As shown in Figure 2.3, the bakeplate temperature dropped to a minimum point
before recovering. This minimum point can be found by differentiating Equa-
tion (2.17) and equating to zero giving
a2(c− b)e−at + b2(a− c)e−bt + c2(b− a)e−ct = 0 (2.18)
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The experiments described in the next section will illustrate how the equations can
be used.
2.4 Experimental Demonstration
The experimental setup for the baking of 200 mm wafer with a single-zone bakeplate
is shown in Figure 2.4. A proportional-integral controller with Kc = 46 and TI =
667 was used for temperature control. A resistive temperature detector (RTD) from
Honeywell embedded in the middle of the bakeplate 0.1 inch below the surface
was used for temperature measurement. A power input was used to adjust the
bakeplate’s temperature. The experiments were conducted at a setpoint of 90◦C
with a sampling and control interval of 1 second. This temperature corresponds
to a soft-bake condition for photoresist processing [3].
Figure 2.4. Experimental setup.
Data acquisition (DAQ) equipments are required to fulfill the communication
between computer and the baking system, that is to collect the bakeplate’s tem-
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perature to the computer and send the calculated voltage signal to the bakeplate.
In the setup, the data acquisition equipments from National Instruments (NI) are
used. The software used in the experiments is also NI product, LabVIEW 6i [39].
Labview program is used to update the bakeplate’s temperature reading, calculate
the PI output signal and communicate with the DAQ card in 1 second interval.
For experimental verification, warpage must be known. Wafer warpage is cre-
ated mechanically as shown in Figure 2.5. We ensure minimal warpage during
the baking experiment by mechanically pressing the center of the wafer against a
thermal insulating tape of known thickness. The center-to-edge warpage is given
by the difference between height of proximity pin and thermal tape thickness.
Figure 2.5. Warpage setup of a single-zone thermal processing system.
Most thermophysical properties are temperature dependent. However, for the
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temperature range of interest from 15◦C to 150◦C, it is reasonable to assume that
they remain fairly constant and can be obtained from handbooks [38, 40]:
density of silicon: ρw = 2330 kg/m
3
specific heat capacity of silicon: cw = 0.75 kJ/kgK
thermal conductivity of air: ka =0.03 W/mK
natural convection coefficient: h =3 W/m2K
radius of 200mm wafer: r =0.1 m
thickness of wafer: tw =750 µm
The thermal capacitance of wafer, Cw, and wafer convection loss resistance, rw,
can be computed directly from the handbook data as follow
Cw = ρwVwcw = ρw(pir
2tw)cw = 0.0412 kJ/K
rw =
1
h (Awt + Aws)
=
1
h (pir2 + 2pirtw)
= 10.45 K/W
2.4.1 Determination of Bakeplate Parameters
For a given bakeplate, Cp and rp are expected to be fixed and hence can be deter-
mined beforehand. The bakeplate parameters can be determined from an exper-
iment. Run (a) in Figure 2.6 was used to determine Cp and rp. The experiment
was conducted by dropping a flat wafer on the bakeplate with a known air-gap of
ta = 55 µm as shown in Figure 2.2(a). The steady-state bakeplate temperature
and power were then measured as Tp(∞) = 62.34
◦C and p(∞) = 161W. Since
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Tp(∞) + rap(∞)− Tp(∞)
= 0.402 K/W
Run (a) in Figure 2.6 gives a maximum temperature drop of −1.26◦C. Substituting
for θp(t) = −1.26 and solving the simultaneous Equations (2.16), (2.17) and (2.18)
of the thermal model numerically gives Cp = 1.611 kJ/K




























(a) (b) (c) (d) (e) 
Figure 2.6. Results for 5 experimental runs to demonstrate that different air-gap
sizes cause different magnitudes of temperature drops before recovery. Experi-
mental runs (a)-(e) represents different experimental conditions outlined in Sec-
tion 2.4.2.
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2.4.2 Warpage Fault Detection
Once wafer (Cw, rw), bakeplate (Cp, rp) and PI (Kc, Ti) parameters are known,
values of ta can be substituted into Equation (2.5) to obtain ra after which the
model in Equations (2.16), (2.17), (2.18) can be solved for the maximum drop in
temperature. A plot of air-gap, ta, versus the maximum temperature drop in θp(t)
for the model is given in Figure 2.7.














Figure 2.7. Maximum temperature drop versus air-gap from the model. × repre-
sents flat wafer experiments of 110 µm pin-height; ◦ represents flat wafer exper-
iments of 220 µm pin-height; + represents warped wafer experiments of 165 µm
pin-height;  represents warped wafer experiments of 220 µm pin-height.
For experimental demonstration, different pin-heights, lp, of 110 µm, 220 µm,
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165 µm and 220 µm were used. A flat wafer was used for runs (b) and (c) and a
wafer with center-to-edge warpage of 110 µm, for runs (d) and (e). The maximum
temperature drop in θp(t) for the experiments and the corresponding nominal air-
gap, ta, read from the curve in Figure 2.7 are given in Table 2.1. The temperature
curves are shown in Figure 2.6.
Expt. Proximity Maximum temperature Nominal Average
run pin height drop air-gap warpage
lp in θp(t) ta δwp = ta − lp
(µm) (◦C) (µm) (µm)
(b) 110 −1.12 104 −6
(c) 220 −0.90 228 +8
(d) 165 −1.12 104 −61
(e) 220 −1.01 157 −63
Table 2.1. Warpage fault detection.
Since a flat wafer is used for runs (b) and (c), ta is expected to be close to the
proximity pin height, lp and the average warpage, δwp are −6 µm and 8 µm, respec-
tively. Note that δwp is the deviation of the nominal air-gap from the proximity pin
height in a warped wafer (see Figure 2.2) and is a good measure on the extent of
warpage. If the deviation is large, then warpage is large. For example, the average
warpage for runs (d) and (e) where a warped wafer is used are about −61 µm and
−63 µm, respectively. The average warpage for runs (d) and (e) are approximately
equal as expected since the same warped wafer is used. A standard approach to
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fault detection is to define a threshold based on manufacturing requirements and
any violation of the threshold is considered a fault.
The repeatability of the proposed approach is demonstrated in Figure 2.8 where
each of the experimental conditions (Expt. (b), (c), (d) and (e)) in Table 2.1 were
repeated 10 times. For each run, the nominal air-gap is read off from Figure 2.7.
The average warpage is then computed and plotted in Figure 2.8.
2.5 Conclusions
In this chapter, we have demonstrated that it is possible to detect warpage fault
from the maximum temperature drop. Based on first principle modelling of the
thermal system, we are able to detect warpage fault from available temperature
measurements. Experimental results demonstrate the feasibility and repeatability
of the approach. We expect accuracy to improve if more sophisticated estimation
technique is used. For example, an extension is to consider area under the tem-
perature curve instead of just the minimum point. Yet, an even more elaborate
method is to fit the complete temperature trajectory of the bakeplate with the
model in the least square sense. These more elaborate techniques can be investi-
gated once the concept of relating temperature to warpage is established. In the
next chapter, we will introduce an approach to estimate the profile of a warped
wafer based on the temperature trajectories of a multi-zone bakeplate instead of
just the minimum point.
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Figure 2.8. Consistency of the experiments. × represents flat wafer experiments
of 110 µm pin-height; ◦ represents flat wafer experiments of 220 µm pin-height; +
represents warped wafer experiments of 165 µm pin-height;  represents warped
wafer experiments of 220 µm pin-height.
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Chapter 3
Estimation of Wafer Warpage
Profile using a Multi-zone
Bakeplate
3.1 Introduction
In Chapter 2, we have demonstrated that by monitoring the bake-plate temperature
during the thermal processing steps, we are able to detect wafer warpage fault. In
this chapter, we extend the approach to estimating the profile of the warped wafer.
For conventional thermal processing system, the proposed approach will only
provide the user with information on the degree of warpage; information on the
profile of the warpage is not possible due to the fact that the bake-plate is of a single
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zone. To estimate the profile of the wafer, multiple temperature measurement of
the bake-plate is required, this is only possible with a multi-zone bake-plate (see
Figure 3.1) with integrated temperature sensing within each zone.
Figure 3.1. A programmable multizone thermal processing system.
In this work, a distributed thermal processing module is developed to provide
in-situ estimation of the warped wafer profile. The proposed system also addresses
the limitation of conventional bake systems. It is comprised of an array of heating
zones that allow for spatial control of temperature in non-symmetric configurations.
Resistive heating elements are embedded within each of the heating zones. Each
heating zone is configured with its own temperature sensor and electronics for feed-
back control. Each heating zone is separated with a small air-gap of approximately
1 mm for thermal insulation. The fact that the zones are spatially disjointed en-
sures no direct thermal coupling between the zones, enhancing controllability. Its
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small thermal mass allows for fast dynamic manipulation of temperature profile.
Depending on application, the number of zones of the bake-plate can be easily
configured. Figure 3.1 shows the prototype multizone system.
Different air-gap sizes will result in different temperature drop trajectories in
each zone of the bakeplate. By monitoring the plate temperature profiles within
each of the heating zones, coupled with first principle thermal modelling and system
identification techniques, an estimate of the profile of the warped wafer can be
obtained. The proposed approach is also robust to modelling errors compared
to the method introduced in Chapter 2 where only a single point (the maximum
temperature drop point of the bakeplate) on the plate temperature profile is used
for warpage detection.
The profile of the warped wafer is estimated as follows: a detailed thermal
model of the system is first developed and formulated in state-space form [41]. The
variables of interest which are the air gaps in the various zones are the unknowns
in the state matrices. Next, the plate temperatures during the baking process are
monitored and collected. The collected data are then fitted into the model using
subspace identification techniques. The various air-gaps can then be extracted
from the state-space model to estimate the profile of the wafer.
This chapter is organized as follows. In Section 3.2, the model required for pre-
dicting warpage profile is developed. Experimental results and state-space identifi-
cation technique are then given in Section 3.3 to demonstrate the proposed method.
Finally, conclusions are given in Section 3.4.
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Figure 3.2. Schematic diagram of a N -zone thermal processing system.
In this section, a physical model will be derived for a N -zone bake-plate based
on heat transfer laws. Analysis of the thermal processing system can be done
with a model considering radial as well as the axial effects of heat transfer in
the module. As shown in Figure 3.2, the bake-plate is formed by N -ring zones,
denoted as zone 1, 2, · · · , N from inner-zone to outer-zone respectively. The wafer
is considered to be formed by N zones also, with the same boundary as the bake-
plate. The multizone bake-plate has a small proximity air-gap between each zone.
Spatial distributions of temperature and other quantities in a silicon wafer are
most naturally expressed in a cylindrical coordinate system. Energy balances on


























i = 1, 2, · · · , N denotes parameters for zone i
Tpi = i th bakeplate element temperature above ambient;
Tp(N+1) = 0 as the N + 1 element is ambient
Twi = i th wafer element temperature above ambient;
Tw(N+1) = 0 as the N + 1 element is ambient
Cpi = thermal capacitance of i th plate element
Cwi = thermal capacitance of i th wafer element
rp(i−1)i = thermal resistance between the i− 1 th and i th plate element;
rp(i−1)i = ∞ for i = 1
rpi(i+1) = thermal resistance between the i th and i + 1 th plate element;
rw(i−1)i = thermal resistance between the i− 1 th and i th wafer element;
rw(i−1)i = ∞ for i = 1
rwi(i+1) = thermal resistance between the i th and i + 1 th wafer element;
rwi = thermal resistance of the i th wafer element to surrounding air
rai = thermal resistance between the i th plate and i th wafer element
pi = heater power into the i th plate element
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(K/W ), 1 ≤ i ≤ N (3.6)
Cpi = ρpcp (tpAzi) (J/K), 1 ≤ i ≤ N (3.7)





i2 − (i− 1)2
]
(m2), 1 ≤ i ≤ N (3.9)
where Azi is the cross-sectional area of element i normal to the axial heat flow.
tp and tw are the bake-plate thickness and wafer thickness respectively and tai
are the air-gap between the i th wafer and bake-plate elements. ka and kw are the
thermal conductivity of air and wafer respectively. h is the convective heat transfer
coefficient. ρp and ρw are the density of the bake-plate and wafer respectively. cp
and cw are the specific heat capacity of the bake-plate and wafer respectively. The
width of each element is given by ∆r = D/(2N) where D is the wafer diameter.
Please note that equations (3.3)-(3.5) are only valid during steady-states and the
formalism is only a semi-transient model. However, experimental results show that
our model is sufficient for our applications.
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We already know that the bakeplate temperature recovers after the baking process
i.e. Tpi(0) = Tpi(∞). To simplify our analysis, the following new variables are
defined.
θpi(t) = Tpi(t)− Tpi(∞) (3.14)
θwi(t) = Twi(t)− Twi(∞) (3.15)
qi(t) = pi(t)− pi(∞) (3.16)






























Equations (3.17) to (3.18) can be rearranged into state-space format where θp and


























= Fθ + Gq,
where
Fpp(i, i) = −
1/Rpi
Cpi
, 1 ≤ i ≤ N,
Fpp(i, i + 1) =
1/rpi(i+1)
Cpi
, 1 ≤ i ≤ N − 1,
Fpp(i, i− 1) =
1/rp(i−1)i
Cpi
, 2 ≤ i ≤ N,
Fww(i, i) = −
1/Rwi
Cwi
, 1 ≤ i ≤ N,
Fww(i, i + 1) =
1/rwi(i+1)
Cwi
, 1 ≤ i ≤ N − 1,
Fww(i, i− 1) =
1/rw(i−1)i
Cwi
, 2 ≤ i ≤ N.














































In the next section, we will demonstrate that by monitoring the bake-plate
temperatures, θpi, and making use of system identification techniques [42], we are
able to extract the air-gap information, tai, between the i th wafer and bake-plate
elements from the state matrix, F. Coupled with the information of the proximity
pins, an estimate of the warped wafer profile can be obtained. We demonstrate
experimentally the approach on a two-zone thermal processing system.
3.3 Experimental Results
In this section, we will outline the experimental setup used to estimate the warped
wafer profile and the experiments performed to demonstrate the feasibility and
repeatability of the proposed approach.
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3.3.1 Experimental Setup
The prototype experimental setup for the baking of 200 mm wafer is shown in
Figure 3.1. As discussed previously, the programmable thermal system can be
configured up to 17 zones. Without loss of generality, we will demonstrate our
proposed approach on a two-radial-zone system. The warpage setup of the two-
zone thermal processing system is shown in Figure 3.3.
Figure 3.3. Warpage setup of a 2-zone thermal processing system.
A control software system was developed using the National Instruments Lab-
view programming environment [39] to create a multivariable proportional-integral
(PI) control framework and a dynamic temperature control system. Two PI con-












Wafer Density, ρw 2330 kg/m
3
(silicon) Specific heat capacity, cw 0.750 kJ/kgK
Thermal conductivity of silicon, kw 99 W/mK
Diameter, D 200 mm
Thickness, tw 750 µm
Bakeplate Density, ρp 2700 kg/m
3
(aluminum) Specific heat capacity, cp 0.917 kJ/kgK
Thickness, tp 0.0107 m
Element width, ∆r 50 mm
Air Thermal conductivity, ka 0.03 W/mK
Convective heat transfer coefficient, h 12 W/m2K
Table 3.1. Thermophysical properties of the thermal processing system.
where q(t) is the heater power injected into the bake-plate and e(t) is the error
between the desired and actual bake-plate temperatures. The PI parameters for the
center and edge zones are given by Kc1 = 14, TI1 = 300 and Kc2 = 47, TI2 = 300
respectively. The experiments were conducted at a temperature setpoint of 90◦C
with a sampling and control interval of 0.5 seconds. Most thermophysical properties
can be obtained from handbooks [38, 40] as tabulated in Table 3.1.
Wafer warpage is a function of temperature. Even at the 25-120◦C range,
changes of the order of up to 1 µm/10◦C are possible. Our proposed approach
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makes use of available temperature signals and does not require extra instrumen-
tation. Only the average air gap can be detected in each zone and hence the
method may not be sensitive enough to detect possible warpage of up to 10 µm
(assuming 1 µm/10◦C change) induced thermally. In this work, wafer warpage is
created mechanically as shown in Figure 3.3. The center-to-edge warpage is given
by the difference between height of proximity pin and thermal tape thickness.
3.3.2 Initialization Phase
The proposed approach required detailed information of the system in order to iden-
tify the air-gap during each subsequent processing. Parameters that do not vary
during subsequent processing can be estimated via system identification techniques
during the initialization phase. For the two-zone system, the various elements of


















































































The various thermal capacitances and resistances are tabulated in Table 3.2.
Most of the parameters in the thermal model are obtained from data handbooks [38,
40], others, which we do not have full information, are estimated via system iden-
tification techniques during the initialization phase. For a given bakeplate, the
bakeplate element thermal capacitances (Cp1 and Cp2) are expected to be fixed
and hence can be determined during the initialization phase of the experiment.
Run (a) in Figure 3.4 was used to determine the plate element thermal capaci-
tances, Cp1, Cp2 in the state-space matrices. The experiment was conducted by
dropping a flat wafer on the bakeplate with a known air-gap of ta = 55 µm. Since
the respective air gaps are known (i.e. ta1 and ta2), the air-gap resistances ra1 and









Next, to determine the unknown parameters Cp1 and Cp2 in the structured state-
space model in Equation (3.19), standard state-space identification algorithms [42]
can be used. A grey-box state-space model with Cp1 and Cp2 as unknowns is first












Table 3.2. Thermal capacitances and resistances of the baking system.
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fitted into the model. Cp1 and Cp2 are then extracted by minimizing the error
between the theoretical model and the experimental data in the least-square sense.
The estimated Cp1 and Cp2 are 0.196 kJ/K and 0.678 kJ/K respectively.



























(a) (b) (c) (d) (e) 
Figure 3.4. Results for 5 experimental runs to demonstrate that different air-gap
sizes cause different magnitudes of bake-plate temperature drops before recovery
for a 2-zone baking system. Experimental runs (a)-(e) represents different experi-
mental conditions outlined in Section 3.3.3.
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3.3.3 Warpage Profile Estimation
Once the various wafer, bake-plate and PI controller parameters are known, the
average air-gap (ta1 and ta2) in each zones can be estimated via state-space iden-
tification using available bake-plate temperature measurements (θp1 and θp2). The
feasibility and repeatability of the approach is demonstrated via a series of exper-
iments.
Experimental runs (b) and (c) in Figure 3.4 shows the case of the flat wafer
dropped on the bakeplate with different proximity pins (i.e. different air gaps). The
proximity pin height, lp for runs (b) and (c) are 110 µm and 165 µm respectively.
The estimated air gaps for the two runs are tabulated in Table 3.3. A good measure
of the extent of warpage is to measure the deviation of the average air gap from
the proximity pin height. For experimental runs (b) and (c), since the wafer is flat,
δ1 and δ2 are close to zero as expected.
Experimental runs (d) and (e) in Figure 3.4 shows the case of a wafer with
center-to-edge warpage of 110 µm dropped on the bake-plate with different prox-
imity pins height. The proximity pin height, lp for runs (d) and (e) are 220 µm and
165 µm respectively. The estimated air gaps for the two runs are also tabulated in
Table 4.1. δ1 and δ2 in experimental runs (d) and (e) are approximately the same.
Based on the estimated δ1 and δ2 together with the proximity pin height, the pro-
file of the wafer can be obtained by extrapolation as shown in Figure 3.5 (based
on experimental run(e)). An estimated warpage of 109.4 µm from center-to-edge
for the warped wafer is obtained which is closed to the known warpage of 110µm.
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Estimated air-gap Deviation from flat wafer
Expt. Proximity center zone edge zone center zone edge zone
run pin height ta1 ta2 δ1 = ta1 − lp δ2 = ta2 − lp
lp (µm) (µm) (µm) (µm) (µm)
(b) 110.0 109.0 107.8 -1.0 -2.2
(c) 165.0 162.1 163.7 -2.9 -1.3
(d) 220.0 125.5 174.0 -94.5 -46.0
(e) 165.0 69.1 123.8 -95.9 -41.2
Table 3.3. Estimation of air-gaps.
Based on the profile in Figure 3.5, a 3-D plot of the warped wafer can be obtained
as shown in Figure 3.6.
These two sets of experimental runs ((b), (c) and (d), (e)) demonstrate the
feasibility of the approach in that different bake system might have different prox-
imity pin gaps, however the degree of warpage should be the same for the same
wafer. Next, the repeatability of the proposed approach is demonstrated in Fig-
ure 3.7 where the experimental condition (d) in Table 3.3 was repeated 10 times.
For each run, the data are fitted to the state-space model in Equation (3.19) and
the air-gaps in each of the two zones are estimated.
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3.4 Conclusions
In this chapter, we have presented a novel approach to estimate wafer warpage
profile during the thermal processing steps in lithography. By monitoring the
temperature profiles within each of the heating zones in the bake-plate, coupled
with first principle thermal modelling and system identification techniques, we
are able to detect and estimate the profile of the wafer. Experimental results
demonstrate the feasibility and repeatability of the approach. We expect the profile
accuracy to increase as the number of zones is increased. The proposed approach
can also act as a fault detection technique.
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Figure 3.6. Estimated 3-D plot of the warped wafer based on experimental run(e) (Plot is not
in proportion).
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Figure 3.7. Experimental runs for the warped wafer based on experimental run(d).
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Chapter 4
An In-situ Approach to Real-time
Spatial Control of Steady-state
Wafer Temperature
4.1 Introduction
Thermal processing of semiconductor substrate is common and critical to photore-
sist processing [5] in the lithography sequence. As discussed in Chapter 1, tem-
perature uniformity control is an important issue in photoresist processing with
stringent specifications [17] and has a significant impact on the linewidth or CD.
Since most deep-UV resists are based on the principle of chemical amplification,
they exhibit a very pronounced CD dependency on post-exposure-bake temper-
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ature [43]. Hence, for chemically amplified photoresists, the temperature of the
wafer during the thermal processing must be controlled to a high degree of preci-
sion in both time and space. A temperature uniformity requirement of ±0.120C
for DUV PEB has been listed by Parker and Renken [17]. APEX-E resist has
been shown to display a sensitivity close to 12 nm/◦C in PEB, and UVIIHS 4 to
10 nm/◦C [44]. Other recent investigations also provide experimental data demon-
strating the effect of the bakeplate on the critical dimension [45], including spatial
variations [46, 47].
When a wafer at room temperature is placed on the heated bake-plate, the
temperature of the bake-plate drops to a minimum point but recovers gradually
because of closed-loop control as shown in Figure 4.1(a). Figure 4.1(b) shows
the corresponding wafer temperatures when a flat wafer and a warped wafer with
center-to-edge warpage of 110 µm is dropped on the plate. Different air-gap sizes
will result in different temperature drops in the bake-plate due to the difference in
air-gap/thermal resistance between the wafers and the bake-plate. For the warped
wafer, the new steady-state wafer temperature is no longer at its desired steady-
state value as shown in Figure 4.1(b). Warped wafers will thus affect the various
baking processes in the lithography sequence [48]. In this work, we present an in-
situ approach to real-time control of the steady-state wafer temperature uniformity
during these baking processes. Our objective is to control the wafer temperature
to its desired value spatially across the wafer.
It has been demonstrated in Chapter 2 that information of the average air-gap
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Flat Wafer Warped Wafer 
Figure 4.1. The bake-plate and wafer temperatures when a warped and flat wafer
is dropped on the bake-plate. The solid and dashed line represent the case of a
flat and a warped wafer respectively. The warped wafer has a warpage of 110 µm
center-to-edge.
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between the wafer and the bake-plate can be obtained with the use of system the-
ory tools. Extension to multi-zone system where the average air-gap for each of the
heating zones are estimated has also been demonstrated in Chapter 3. The relation-
ship between the wafer and plate temperature at steady-state can be derived from
physical modelling of the baking process. By monitoring the plate temperature and
estimating the average air-gap, we are able to predict the steady-state temperature
of the wafer. We can then compute and control the corresponding plate temper-
ature to achieve the desired steady-state wafer temperature at one point. For a
multi-zone system, the proposed approach also allows us to control the spatial tem-
perature uniformity within the wafer in addition to the desired steady-state wafer
temperature. We note that real-time control of the wafer temperature is currently
not possible in existing system. Most correction is done based on run-to-run con-
trol techniques which depends on the sampling frequency of the wafers [18]. The
conventional run-to-run control approach however cannot correct the temperature
variations caused by wafer warpage as the warpage conditions from wafer-to-wafer
could vary. Our proposed approach is real-time and can correct for any variations
in the desired steady-state wafer temperature.
This chapter is organized as follows. In Section 4.2, the model required for esti-
mating average air gaps and control steady-state wafer temperature is developed.
Experimental results are then given in Section 4.3 to demonstrate the proposed
method. Finally, conclusions are given in Section 4.4.
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4.2 Modelling
The same multi-zone bakeplate as that introduced in Chapter 3 is used in this
work. Energy equations for multi-zone system have been given by Equations (3.1)
and (3.2). The relationship between wafer and plate temperatures at steady-state
has also been given by Equation (3.11). For example, the steady-state relationship




















































Equation (3.11) shows the required temperature set-points for the bake-plate to
achieve the desired steady-state wafer temperature and spatial temperature unifor-
mity. In a manufacturing environment, the operating conditions are usually well
controlled, as such most of the parameters in Equation (3.11) are fairly constant.
Wafer warpage is the most likely cause for the steady-state wafer temperature to
deviate from its desired set-point. When a wafer warps, it will affect the thermal
conduction resistance between the bake-plate and wafer in Equation (3.11) (i.e.
rai) due to variations in the average air-gap between the wafer and bake-plate.
Hence, the wafer temperature will also change from wafer-to-wafer.
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We have previously shown in Chapter 3 that it is possible to obtain the average
air-gap between the bake-plate and wafer in each of the heating zones by fitting
the bake-plate temperature profiles to the thermal model. However, the method
introduced in Chapter 3 can only provide information on the air-gap at the end of
the bake process, as such an active correction of wafer temperature in real-time is
not possible. In this work, we use the method where the average air-gap can be
obtained from the maximum drop point of the bake-plate temperature profile (see
Figure 4.1(a)) in each zone. This is also an extension of the method introduced in
Chapter 2. Once the maximum temperature drop is known, the air-gap between
wafer and bake-plate in each zone can be estimated immediately and real-time
control can thus be implemented during the baking process to achieve steady-state
wafer temperature uniformity.
To estimate the air-gap from the bake-plate temperature drop, a model relating
the bake-plate temperature drop to the average air-gap should be obtained. With-
out loss of generality, the proposed approach will be demonstrated on a two-zone
system as shown in Figure 3.3. By letting N = 2 in Equations (3.17) to (3.18), the









































where Rp1, Rp2 are given by Equation (3.12). The formalism given above is only
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a semi-transient model. However, experimental results show that our model is
sufficient for our applications. Taking Laplace Transformation of (4.3) to (4.6)















































































In this work, conventional proportional-integral (PI) controllers are used to control
the 2 heater zones. The control efforts, q1 and q2 in Equations (4.7) and (4.8) can
be obtained from Equations (A.3) and (A.4) in Appendix A.
Next, solving Equations (4.7) to (4.10) (Detailed derivation provided in Ap-









































The bake-plate temperature in each zone dropped to a minimum temperature
before recovering. These two minimum temperature points (or maximum temper-
ature drop points) can be found by differentiating Equations (4.11) and (4.12) and
equating to zero. The temperature profile in each zone, θpi(t) in Equations (4.11)
and (4.12), are function of the average air-gap in each zone. From these expres-
sions, a plot of the average air-gap in each zone versus the maximum temperature
drop of the bake-plate can be obtained. The result for the two-zone system can
be extended to N -zone where N > 2. In subsequent processing, by monitoring the
maximum temperature drop point, the average air-gap can be estimated and the
bake-plate temperature can be computed based on Equation (3.11).
4.3 Experimental Results
The multi-zone bakeplate is given in Figure 3.1. We demonstrate experimentally
the approach on a two-zone thermal processing system as shown in Figure 3.3.
The PI parameters of Equation (3.20) for the two zones are given by Kc1 = 11.2,
TI1 = 300 and Kc2 = 36.0, TI2 = 300 respectively. The experiments were conducted




Our objective here is to obtain the relationship between average air-gap and the
maximum bakeplate temperature drop in each of the two zones. The various ther-
mal parameters are given in Table 3.1 and 3.2. Once the wafer, bake-plate and PI
controllers parameters are known, values of the average air-gaps in the two zones,
ta1 and ta2, can be used to obtain ra1 and ra2 after which the model in Equa-
tions (4.11) and (4.12) can be solved for the maximum drops in temperature. For
instance, with an average air-gap of ta1 = ta2 = 55 µm and using the parameters
in Tables 3.1 and 3.2, θp1(t) and θp2(t) in Equations (4.11) and (4.12) are given by
θp1(t) = [0.1218e
−0.5011t
− 4.4967× 10−10e−0.4804t + 3.2889e−0.4473t
+3.0083× 10−10e−0.4255t − 2.0768e−0.0535t
−1.5588e−0.0480t + 0.2061e−0.0035t + 0.0188e−0.0034t] (4.13)
θp2(t) = [−0.0329e
−0.5011t
− 4.4577× 10−10e−0.4804t + 2.9815e−0.4473t
+2.6582× 10−10e−0.4255t + 0.2775e−0.0535t
−3.4387e−0.0480t + 0.2181e−0.0035t − 0.0055e−0.0034t]. (4.14)
By varying the air-gap in each zone, different sets of equations for θp1(t) and
θp2(t) can be obtained. The corresponding maximum temperature drop point in
each zone can then be extracted. A plot of the average air-gap versus the maximum
temperature drop in each zone is shown in Figure 4.2. For subsequent experimental
runs, the average air-gap in each zone can be read of from Figure 4.2 based on the
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Figure 4.2. Maximum temperature drops versus air-gaps for the two-zone system.
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to obtain the average air-gap in each zone with the values of maximum drops on
a Pentium M 1033 MHz processor. Since the air-gap can be estimated once the
maximum temperature drop is known, the desired bakeplate temperature can be
estimated using Equations (4.1) and (4.2) and bakeplate temperature setpoint can
thus be adjusted so that wafer temperature can be controlled. In the next section,
experiment results are shown to demonstrate how the bakeplate temperature can
be manipulated to control the steady-state wafer temperature.
4.3.2 Steady-state Wafer Temperature Uniformity Con-
trol
To demonstrate our approach, a wafer with center-to-edge warpage of 110 µm is
dropped on the bake-plate with a proximity pin height of 220 µm. Wafer warpage
is created mechanically as described in Chapter 3 and shown in Figure 3.3. Fig-
ure 4.3 shows the bake-plate and wafer temperature profiles before and after the
implementation of our in-situ temperature control approach. To validate our re-
sults, two temperature sensors (in this case Resistive Temperature Detectors) are
embedded on the wafer surface corresponding to the center of each zones to monitor
the wafer temperature.
Figure 4.3 consists of two experimental runs, (i) and (ii). Run (i) corresponds
to the conventional approach when the warped wafer is dropped on the bake-plate.
Notice that the bake-plate temperature in the two zones dropped initially and
then recovered to 900C by the controller as shown in Figure 4.3(a). However, the
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Run (i):          




setpoints adjusted     
Conventional bake Multi−zone bake 




Figure 4.3. Temperature profile of bake-plate and wafer when a wafer with center-
to-edge warpage of 110 µm is dropped on bake-plate with proximity pin height of
220 µm. The solid and dashed curves represent the temperature in center and edge
zone respectively.
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wafer has a temperature non-uniformity of about 1.10C at steady-state as shown in
Figure 4.3(c). Figure 4.3(b) shows that the wafer is also not at its desired steady-
state temperature. Next, real-time steady-state control of the wafer temperature
is implemented. To estimate the new bake-plate temperature set-points, the air
gaps are first estimated based on the maximum temperature drops in θp1(t) and
θp2(t) using Figure 4.2. The estimated air gaps and its corresponding maximum
temperature drop are tabulated in Table 4.1. In experimental run (ii), the desired
wafer temperature is set to 900C. Using Equations (4.1) and (4.2), the new bake-
plate temperature at the center and edge zones are 93.20C and 94.70C respectively.
The results are tabulated in Table 4.2. The new bake-plate temperature set-points
are implemented 30 seconds after the wafer is dropped, it is chosen to allow the
maximum temperature drop point to occur as well as to account for computational
delay of the corresponding air-gap; shorter time period could of course be chosen.
Figure 4.3(b) and (c) shows that the wafer temperature is controlled to 900C with
a steady-state temperature non-uniformity of about 0.040C. The corresponding
mean square error (MSE) of the steady-state wafer temperature for experimental
runs (i) and (ii) are also shown in Table 4.2.
The feasibility of the approach is further demonstrated by heating a wafer with
the same warpage on the same bake-plate but with the proximity pin height ad-
justed to 165 µm. This would result in a smaller average air-gap between the wafer
and the bake-plate. The corresponding results are tabulated in Tables 4.1 and 4.2
and shown in Figure 4.4. As expected, to achieve the same wafer temperature
at steady-state (i.e. 900C), the bake-plate temperature set-point would have to
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Expt. Proximity Max. Max. Estimated air-gap
run pin height drop drop center zone edge zone
lp in Tp1(t) in Tp2(t) ta1 ta2
( µm) (Deg C) (Deg C) ( µm) ( µm)
(i) 220 -1.79 -1.32 124 183
(ii) 220 -1.78 -1.33 125 179
(iii) 165 -2.14 -1.51 74 132
(iv) 165 -2.13 -1.52 75 130
Table 4.1. Estimation of air-gaps
Expt. Adjusted Steady-state Mean Square Error Steady-state
run bake-plate wafer at wafer
temperature set-point temperature steady-state temperature
center edge center edge center edge non-uniformity
zone zone zone zone zone zone
(Deg C) (Deg C) (Deg C) (Deg C) (Deg C) (Deg C) (Deg C)
(i) 90.0 90.0 86.92 85.80 9.52 17.65 1.12
(ii) 93.2 94.7 90.06 90.02 0.005 0.002 0.04
(iii) 90.0 90.0 88.09 86.95 3.67 9.29 1.14
(iv) 91.9 93.3 90.05 90.15 0.003 0.028 0.10
Table 4.2. Performance comparison of proposed steady-state wafer temperature
control and conventional method. Experimental runs (i)(iii) correspond to conven-
tional approach. Experimental runs (ii)(iv) correspond to proposed temperature
control approach.
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Run (iii):        
Conventional bake Wafer dropped 
Bake−plate temperature 
setpoints adjusted     
Run (iv):       
Multi−zone bake 
Conventional bake Multi−zone bake 























































Figure 4.4. Temperature profile of bake-plate and wafer when a wafer with center-
to-edge warpage of 110 µm is dropped on bake-plate with proximity pin height of
165 µm. The solid and dashed curves represent the temperature in center and edge
zone respectively.
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be lower compared to experimental run (ii). The steady-state wafer temperature
non-uniformity for runs (iii) and (iv) are 1.20C and 0.10C respectively. The MSE
for the two zones with temperature control are 0.003 and 0.028 respectively.
4.4 Conclusions
In this work, we have demonstrated an in-situ approach to real-time control of
the steady-state wafer temperature uniformity. On average, wafer temperature
non-uniformity of less than 0.10C is obtained at steady-state. With the proposed
approach, the mean square error of the steady-state wafer temperature across the
wafer is less than 0.1. The proposed approach can also be scaled up for larger
wafers by increasing the number of sensors, actuators and controllers.
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Chapter 5
Real-time Spatial Control of
Photoresist Development Process
5.1 Introduction
Monitoring and control of various semiconductor manufacturing processes is nec-
essary to enhance process capabilities to achieve Critical Dimension (CD) unifor-
mity [6]. In this chapter, we control one of the key processes that impact the final
CD: the photoresist development process.
Recent advancements within photolithography resist materials have helped the
transition of critical i-line resist processes to chemically amplified DUV type resists
in an effort to improve CD control, enhance line resolution, and provide precise
layer to layer alignment [49]. A chemically amplified DUV photoresist contains
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a photoacid generator that, upon exposure to DUV radiation, produces a strong
acid [17]. During the post-exposure bake, this acid reacts in a novel way to produce
an aqueous-base soluble polymer that can be removed during resist development.
The subsequent development process removes the unwanted photoresist and forms
the desired pattern. It is crucial that all of the soluble resist be removed by de-
veloper while the insoluble resist remains to sustain the exposed pattern. Thus,
prediction and control of the development rate and time to clearance (or develop-
ment end-time) are critical for repeatable feature size and device operation [50].
Variation in the development rate will lead to variation in CD. The end-point
of the development process is defined as the point when the resist at a particular
location is completely removed (developed) away. Any variation in the initial
resist thickness prior to the development step will also lead to variation in the
development end-point, this will then lead to CD profiles which are either over-
developed or under-developed [5]. In this work, we addressed the issue of real-time
development process uniformity control. Non-uniformity in the time to reach end-
point can be due to non-uniformity in film thickness, exposure dosage and resist
chemical compound. This can in turn lead to non-uniformity in the linewidth.
Conventional approach to control this process include monitoring the end-point of
the development process and adjust the development time or concentration from
wafer-to-wafer or run-to-run. This is essentially an off-line approach, since variation
in the process due to other process variation can only be detected at end-point.
This chapter presents an approach to control the photoresist development pro-
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cess in real-time by monitoring the photoresist thickness. An array of spectrometers
are mounted above the development process to monitor the resist thickness as it
is being developed, a bakeplate integrated to the process adjusted the developer
temperature to influence the development rate. It has been demonstrated in Kiew
et al. [51] that it is possible to control the development process uniformity in real-
time from wafer to wafer; in this study, we extended the work to multiple points on
the wafer. The proposed approach also addresses a more challenging problem by
controlling the development process of DUV photoresist which will be a necessity
for the DUV photolithography processes in 0.25-µm or smaller feature pattern-
ing applications. In addition, an optimization algorithm is used to extract the
resist film thickness in real-time. We have experimentally obtained a repeatable
consistency in the time to reach end-point given a reference development profile.
This chapter is organized as follows. Section 5.2 introduces the proposed ap-
proach and experimental setup. Experimental results are presented in Section 5.3.
Conclusions are given in Section 5.4.
5.2 Proposed Approach
The literature consists of a number of different techniques in in-situ monitoring of
photoresist thickness during the different baking process in lithography [27,52–55].
To study the bake mechanism, Paniez et al. [52] used in-situ ellipsometry while
Fadda et al. [53] used contact angle measurements to monitor the resist thickness
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during the bake process. Morton [27] used in-situ ultrasonic sensors to monitor
the change in resist properties to determine whether the resist has been sufficiently
cured, thereby determining the end-point of the softbake process. In related work,
Metz et al. [54] used in-situ multi-wavelength reflection interferometers to measure
the resist thickness versus bake time to determine the optimum bake time. Leang
and Spanos [55] developed a novel metrology using photospectrometers to monitor
both resist thickness and photoactive compound concentration. Our approach
makes use of a multi-wavelength spectrometer [56] to monitor the resist thickness
during the development step. Our objective is to develop a system with integrated
metrology capable of controlling the photoresist development process.
5.2.1 Experimental Setup
Figure 5.1 shows the schematics of the experimental setup for monitoring and
control of the photoresist thickness during the development process. The system
consists of three main parts: an integrated bake/chill plate, resist thickness sen-
sors, and a computing unit. Two in-situ thickness sensors are positioned above
the wafer to monitor the resist thickness at the 2 sites on the wafer as shown in
Figure 5.1. The in-situ thickness measurements are also used to detect the end-
point of the development process. The setup comprises a broadband light source
(LS-1), an array of spectrometer with the capability of monitoring the reflected
light intensity (SQ2000) and a bifurcated fiber optics reflection probe (R200) from

















Figure 5.1. Schematics of the experimental setup used to control resist development
process. The system consists of three main parts: an integrated bake/chill plate,






sensors  embedded 
inside bake-plate
Figure 5.2. Photograph of the experimental setup.
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illumination fibers around 1 read fiber) is positioned above the wafer to monitor the
resist properties in real-time. During development, light from the broadband light
source is focused on the resist through one end of the probe and the reflected light
is guided back to the spectrometer through the other end. Reflectance measure-
ments are acquired through the A/D converter and converted to resist thickness
measurements using a thickness estimation algorithm in a labview environment.
The thickness estimation algorithm is discussed in details in Section 5.2.2. Fig-
ure 5.2 shows a photograph of the experimental setup.
For development of photoresist to take place, developer solution has to come
into contact with the exposed photoresist. This is achieved by ejecting developer
solution between resist on wafer and the optical probes as shown in Figure 5.3.
The optical probes are deliberately placed close to the wafer surface so that there
will be no air-gap in between the thin film and the probes.
It is well-known that the development process is a strong function of temper-
ature [18]. In this work, an integrated bake/chill thermal system is developed to
control the development process by adjusting the developer temperature in real-
time. This integrated bake/chill system has re-configurable zones whose temper-
ature can be controlled independently. Each heating zone is configured with its
own temperature sensor and electronics for feedback control. Integration of the
chiller allows the plate to cool faster, and also to bring the temperature to as low
as 13oC. In this work, only the first and second zones are used as the 4-inch wafer
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Figure 5.3. Proposed development method.
Finally, with the resist thickness estimated from the light reflectance signals,
the control algorithm then computes the heater power distribution required to
minimize non-uniformity in the photoresist development process.
5.2.2 Photoresist Thickness Estimation
Resist thickness may be estimated from the reflectance signals of the multi-
wavelength spectrometer using a thin film optical model. When light is focused
onto the resist film, phase difference between the incident and reflected light creates














Figure 5.4. Thin film optical model.
photoresist thin film with developer solution as the medium and a silicon substrate
beneath it. This thin film optical model will be used to estimate the resist thickness
from the reflected signal. Consider the absorbing photoresist film with a refractive



























, δ = 2pinry
λ
and ()∗ denotes complex
conjugation. A scaling factor, p, is included so that the calculated reflectance
measurements is scaled to have the same peak-to-peak amplitude as that of the
experimental reflectance measurements at each time instant. Also, nd, nr and ns,
are the refractive index of developer, resist, and substrate, respectively. y is the
resist thickness, and λ is the wavelength of light.
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The variation of the refractive index with wavelengths λ is given by the Cauchy
equation [57]:






for i = d, r and s (5.2)
where Ai, Bi and Ci are the Cauchy parameters.
Equation (5.1) is a function of wavelength, and resist thickness. The solution
to the above problem is non-convex. However, we have a reasonably good initial
estimate of the resist thickness from the coating process. Therefore, a local min-
imum solution for the resist thickness is obtained using least square estimation.
For thickness computation, Equation (5.1) is approximated by taking the Taylor
series expansion such that






where y0 is the initial thickness estimate and
∂h
∂y
the derivative. Higher order terms
of the Taylor series expansion are assumed to be negligible for very small ∆y. The
estimated resist thickness, yˆ, is given as
yˆ = y0 + ∆y




















































At each sampling instant, 2048 reflectance measurements are obtained at wave-
lengths between 450 nm and 850 nm. At the start of the development process, the
initial thickness estimation, y0, is obtained from the prior coating process. During
the development process, previous thickness information and the newly acquired
reflectance intensity are used to compute the thickness at the current sampling
instant. Figure 5.5 shows the measured reflectance intensity against the calculated
reflectance intensity over the range of wavelengths. The resist thickness decreases
over the development process as the resist is dissolved by the developer. The ob-
served reflectance intensity will thus change over time as shown in Figure 5.6 for six
reflected intensity profiles during a typical photoresist development process. The
resist thicknesses are estimated using least square estimation.
5.3 Experimental Results
This section consists of two parts. The first part explains the materials and steps
used in the experiment. Experimental results for both conventional and our pro-
posed approach are then presented and discussed.
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Figure 5.5. Comparison between the measured and calculated reflectance intensity.
The solid and dashed curves represent the measured reflectance intensity and the
calculated reflectance intensity respectively.
5.3.1 Experimental Conditions
For all our experiments, the photoresist used is SL4000 positive chemically ampli-
fied resist and the developer used is CD-26, both from Shipley Inc.. The Cauchy
parameters for this resist are Ar = 1.546, Br = 5.9 × 10
3 nm−2, Cr = 6 × 10
8
nm−4. The refractive index of this developer is assumed to be constant with
nd = Ad = 1.33. For the silicon wafer, the Cauchy parameters are As = 3.43,
Bs = 1.33 × 10
5nm−2, Cs = 1.9 × 10
10nm−4. In all our experiments, the resist
is spin-coated at 1500 rpm for 30 seconds on a 4-inch silicon wafer. The wafer is
then softbaked at 100oC for 60 seconds and subsequently exposed for 0.9 second.
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Figure 5.6. Six intensity profiles with their corresponding film thicknesses.
“Blanket exposure” [58] is used for the exposure step. The post-exposure bake is
carried out at 110oC for 60 seconds. During the development step, resist thickness
are monitored and controlled to demonstrate the control strategy. A sample period
of 0.2 second is selected. The initial estimated y0 is updated with the current value
of yˆ at every sample. Currently, the experimental setup is for a 4−inch wafer.
This can be easily scaled to a 12−inch wafer with the addition of more thickness
probes. The number of sensors and hence the amount of computation required for
12−inch wafer is roughly trebled and this should not be an issue.
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5.3.2 Control of Photoresist Development
For the positive DUV resist (SL4000) used in our experiment, prior investigation
on fixed temperature development showed that the time taken to reach end-point
of development process at higher temperature is shorter than that at lower temper-
ature. This indicates that the developer solution is more reactive at higher tem-
perature. It was also noted that for experiments with fixed temperature the time
taken to reach end-point at the two sites monitored varied within the same wafer
and from wafer-to-wafer. This deviation is due to the fact that non-uniformity in
initial film thickness and deviations in photoresist chemical compound exists. This
will in turn lead to non-uniformity in exposure dosage absorption. The net effect
of earlier mentioned issues result in non-uniformity in the time to reach end-point.
Since photoresist development rate can be influenced by temperature, the con-
trol problem can be formulated as follows. The estimated photoresist thickness
profile at each site is firstly fed back to the controller. The controller can then
compute the amount of power to be supplied into the bakeplate so that the de-
velopment temperature can be manipulated to affect the development process. To
control the development process uniformity, the decreasing photoresist film thick-
ness at both sites of the wafer are monitored and controlled to follow the same
reference thickness profile obtained during a conventional development step. Two
PI controllers which are given by Equation (5.3) are then used to manipulate the











where u(t) is the control signal used for manipulating the plate temperature and
e(t) is the error between the reference and the measured thickness. The PI param-
eters for zone 1 and 2 are given by Kc1 = 0.06, TI1 = 40 and Kc2 = 0.05, TI2 = 20
respectively.
For all our experiments, the development time is not fixed. The development
process will only stop after the resist at both of the two sites is completely removed.
This will allow us to find out the difference in the time to reach end-point across
wafer for the particular development process. The difference (non-uniformity) in
the time to reach end-point is used as a metric to demonstrate the improvement in
our approach with controllable temperature distribution versus the conventional
approach with fixed temperature in the development process.
Figure 5.7 shows the result for the case of a resist development with fixed
temperature of 23oC, which emulates a conventional approach. It is clear that the
time to reach end-point of the development process is not uniform. Figure 5.8 shows
the result for the case with real-time resist development control by manipulating
the development temperature. With the photoresist film thickness at each site
following the reference, the non-uniformity in the time to reach end-point has been
significantly reduced. The initial photoresist thickness non-uniformity between the
two sites is 18 nm. At the end of the development process, the non-uniformity in
the time to reach end-point has been controlled to within 1 second.
The repeatability of the proposed approach is demonstrated in Figure 5.9. Ex-
perimental runs 1 to 4 are for the case of resist development at fixed temperature
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Figure 5.7. Experimental result for photoresist development with fixed plate tem-
perature of 23oC: (a) resist thickness, (b) temperature, (c) heater control signal,
(d) resist thickness non-uniformity profile of the two sites monitored.
of 23oC while experimental runs 5 to 8 are for the case of temperature controlled
development process. From Figure 5.9, the average non-uniformity in the time to
reach end-point for runs 1 to 4 and runs 5 to 8 are 9 seconds and 1.5 seconds
respectively. Hence, a 6 × improvement at the end-time uniformity is achieved
with proposed approach.
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Figure 5.8. Controlled experimental result for photoresist development with vari-
able plate temperature: (a) resist thickness, (b) temperature, (c) heater control
signal, (d) resist thickness non-uniformity profile of the two sites monitored.
5.4 Conclusions
In this work, real-time control of the development process has been implemented
using an integrated bake/chill system, in-situ spectrometers and PI controllers.
It has been demonstrated experimentally a repeatable consistency in the time to
reach end-point given a reference development profile. This is critical because for
a conventional development process, if the end-point is non-uniform, resist under-
development and overdevelopment [1] will occur, causing the transferred electronic
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pattern to be inexact.
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Figure 5.9. Experimental runs for the development process showing the non-
uniformity in the time to reach end-point. The first 4 runs are for the fixed
temperature development process at 23oC; the last 4 runs are for the tempera-





The rapid transition to smaller microelectronic feature sizes involves the intro-
duction of new lithography technologies, new photoresist materials, and tighter
process specifications. This transition has become increasingly difficult and costly.
The application of advanced computational and control methodologies have seen
increasing utilization in recent years to improve yields, throughput, and, in some
cases, to enable the actual process to print smaller devices. This thesis examined
the application of in-situ measurement and real-time control to meet the challenges
of some aspects of advanced lithography, particularly the baking and development
processes. Specifically, this thesis addressed these areas: in-situ wafer warpage
detection, real-time wafer temperature control and real-time development process
control.
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In Chapter 2, in-situ detection of wafer warpage fault has been obtained by us-
ing the information of the maximum temperature drop of a single-zone bakeplate.
Extension to estimate the wafer warpage profile has been achieved in Chapter 3
by using the temperature trajectories of a multi-zone bakeplate. This approach
has been demonstrated in a programmable distributed thermal processing system.
The placement of cold wafer at room temperature on a heated bakeplate causes
bakeplate temperature to drop. The bakeplate temperature drops first and gradu-
ally recovers because of a feedback control. The temperature response of bakeplate
is largely dependent on the average air-gap in each zones between wafer and bake-
plate. First principle thermal modelling and system identification techniques have
been used to extract wafer warpage information from available temperature mea-
surements. The proposed approach can detect warpage fault, and also estimate
warpage profile along the radius of wafer using the temperature trajectories of a
multi-zone bakeplate. The proposed approach for warpage measurement is also
cost and time-effective. No extra metrology equipment is required to be integrated
into the baking system for measuring warpage and only bakeplate temperature
measurement is used for warpage analysis. The proposed approaches are also ap-
plicable to other semiconductor substrates.
In Chapter 4, a real-time control strategy has been implemented in thermal
processing to achieve good steady-state wafer temperature uniformity across the
wafer and from wafer-to-wafer. For the multi-zone system, the relationship between
the wafer and plate temperature at steady-state is derived from physical modelling
of the baking process. Average air-gap between wafer and bakeplate in each zone is
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estimated using the maximum temperature drop of the bakeplate. After estimating
the average air-gap, the corresponding bakeplate temperature is computed and
controlled to achieve the desired steady-state wafer temperature. Temperature
across the wafer has been spatially controlled to reach its desired value of 90◦C.
On average, wafer temperature non-uniformity of less than 0.1◦C was obtained at
steady-state. With the proposed approach, the mean square error of the steady-
state wafer temperature across the wafer was reduced to less than 0.1. The ability
to control temperature spatially in this work is due to the fact that our bakeplate is
a multi-zone one and the heater power distribution in each zone can be controlled
independently by using temperature feedback and PI control algorithm. This is
one advantage over conventional baking system where only single-zone bakeplate
is used. Compared to conventional approach in which any correction for wafer
temperature is based on run-to-run techniques, the proposed approach is real-time
and can correct for any variations in the desired steady-state wafer temperature.
In Chapter 5, a real-time control strategy is implemented for a DUV photoresist
development process to achieve good resist thickness uniformity and development
end-time uniformity. An array of optical probes in a spectrometry system is used
to obtain the reflected light intensity profiles from resist film during the develop-
ment process. DUV photoresist film thickness at different sites across the wafer are
then estimated in real-time by analyzing reflected light signals using Least Square
Estimation Technique. The ability to estimate the resist thickness in real-time is
vital for a controller to work well because resist thickness serves as a feedback path
containing the development information on how the process is going on. With
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feedback of these in-situ resist thickness estimation, the temperature profile of
bakeplate is controlled in real-time by manipulating the heater power injected into
the integrated bake/chill system using PI control algorithm. Development is a
chemical process, which is sensitive to temperature. The feasibility of controlling
the development process is due to the fact that temperature can affect photore-
sist development rate. The ability to control development temperature spatially
gives a uniform resist thickness distribution across the wafer during the develop-
ment process. A 6 × improvement in the end-time uniformity across wafer has
been achieved. The proposed approach addresses a challenging problem by con-
trolling the development process of a DUV photoresist which will be a necessity
for the DUV photolithography processes in 0.25-µm or smaller feature patterning
applications.
6.2 Future Work
The focus of this thesis is on the baking and development processes in lithography.
The lithography sequence in Figure 1.1 is also used in mask making by trans-
ferring the image of the IC layout to the chromium on the quartz glass. Hence,
temperature uniformity control and development process control for wafer process-
ing discussed in this thesis can also be extended to photomask processing.
It is known that wafer warpage can cause non-uniform temperature distribution
across the wafer affecting CD control. It has been demonstrated in Chapter 4 that
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wafer temperature can be estimated and controlled in real-time by manipulating
the bake-plate temperature. A possible future work is to apply the wafer tempera-
ture control technique introduced in Chapter 4 to compensate CD variation caused
by wafer warpages.
Development rate is a function of both temperature and pH value of the de-
veloper solution. In Chapter 5, it has been demonstrated that the development
process uniformity can be controlled by manipulating the temperature distribu-
tion. For future generation of resist, as the process specification is tighter, both
temperature and pH value of developer solution might be required to control the
development process. A possible future work is to control the development pro-
cess uniformity by manipulating both temperature and pH value of the developer
solution. For example, if the development rate is too slow, a higher concentration
developer solution and higher temperature can be used to increase the development
rate, and vice visa.
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Appendix A
Detailed Derivation of the Plate
Temperatures
The appendix shows the derivations of Equations (4.11) and (4.12) from Equa-
tions (4.7) to (4.10).













































W1(s) = sCw1 +
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D1(s) = W (s)sTI1
D2(s) = W (s)sTI2
C1(s) = B1(s)sTI1 + W (s)Kc1(1 + sTI1)
C2(s) = B2(s)sTI2 + W (s)Kc2(1 + sTI2)
























Finally, taking inverse Laplace Transform of Equations (A.5) and (A.6), θp1(t)









= (s + a1)(s + a2) · · · (s + a8) (A.8)
where a1, a2, · · · , a8 are the roots of
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